Paolo Costa | Microsoft: Why does a faster MicroLED lose to dispersion and fiber loss over 10-meter links?
16:59 - 18:41
Other snippets from this talk
Summary of the clip:
Why does a faster MicroLED lose to dispersion and fiber loss over 10-meter links?
Speed is not all that matters for MicroLED links. The target is high 100 MHz to low GHz, but at 10-meter reach power becomes critical because coupling loss, connector loss, and fiber loss accumulate. A very fast device with low power will not go fast. MicroLEDs are Lambertian, so making emission more directional matters: what enters the fiber counts, not the total power measured by an integrating sphere.
Directionality also controls crosstalk. Light that misses the fiber can leak into neighboring channels, and this becomes a real issue as pitch shrinks. Over long distance, dispersion dominates: whether the link runs 8 gig or 16 gig, dispersion sets the limit. Two flavors are named: modal dispersion and chromatic dispersion. Narrower launch angles reduce modal dispersion by exciting fewer modes, so the optical launch design matters as much as raw modulation speed.
Wavelength becomes important when modal dispersion is considered. There is a general tendency to stay close to blue because it is efficient and more mature, but both fiber loss and chromatic dispersion are flagged as problems for that choice. For 10-meter optical I/O, a fast MicroLED alone is not enough; directionality, wavelength, and link budget all matter.
In this short video, you can learn:
* At 10-meter reach, coupling, connector, and fiber losses make received fiber power the real metric, not integrated-sphere output.
* Dispersion, not 8-gig or 16-gig modulation, limits long-distance MicroLED links; modal dispersion can be reduced by narrower launch angles.
* Blue is favored for efficiency and maturity, but fiber loss and chromatic dispersion are flagged as problems for that wavelength choice.
📋 **Clip Abstract** This clip explains why raw MicroLED speed cannot overcome 10-meter optical-link physics: coupling, connector, and fiber losses demand directional emission and adequate in-fiber power. It also separates modal from chromatic dispersion and notes that staying close to blue raises fiber-loss and chromatic-dispersion concerns.
About the speaker:
* Speaker: Paolo Costa
* Company: Microsoft
* Event: Eindhoven 2026
* Location: High Tech Campus, Eindhoven
#ModalDispersion, #ChromaticDispersion, #LambertianEmission, #SmallPitchCrosstalk, #OpticalInterconnect, #DataCenterOptics
This is a highlight of the presentation:
From Displays to Data Centers: The Promise and Reality of MicroLED Optical I/O for Next-Generation AI Infrastructure
More Highlights from the same talk.
03:20 - 05:23
Why does each step up in data-center interconnect reach cost a 10x penalty in bandwidth density per picojoule?
Why does each step up in data-center interconnect reach cost a 10x penalty in bandwidth density per picojoule?
The interconnect community reads a simple graph: reach on the x-axis, from a few millimeters to 100 meters and beyond, and on the y-axis bandwidth density divided by picojoule per bit, where higher is better. Three technologies serve today's data centers. The speaker oversimplifies and warns not to fixate on exact values: the plot illustrates a trend, not precise benchmarks.
From the top left corner, parallel copper traces are wide and slow. They sit on a silicon interposer or package substrate and connect chip to chip or chip to memory. The power is extremely low, bandwidth density extremely high, but reach is only a few millimeters. Next, copper cables operate within the rack at very high speed: 100 gig, 200 gig, possibly 400 gig next generation, yet reach is about one meter.
Across racks, standard pluggable optics run at 200 gigabit per lane, with next generation probably 400 gigabit per lane, reaching hundreds of meters and beyond. Moving between these three technologies, the figure of merit drops by roughly one or two orders of magnitude. Public NVIDIA B200 data shows roughly a 10X gap every step. The speaker uses NVIDIA because it is public data, illustrating the trend.
In this short video, you can learn:
* Bandwidth density divided by picojoule per bit is the interconnect figure of merit, and higher is better.
* Parallel copper traces deliver extremely low power and high bandwidth density, but reach only a few millimeters on silicon interposers and package substrates.
* Copper cables reach about one meter at 100–400 gig, while standard pluggable optics reach hundreds of meters at 200 gigabit per lane, with roughly one to two orders of magnitude, or 10X, gap between each step.
📋 **Clip Abstract** Data-center interconnect spans a reach-versus-efficiency graph where bandwidth density divided by picojoule per bit falls by one to two orders of magnitude from parallel copper traces to copper cables to pluggable optics. Public NVIDIA B200 data shows roughly a 10X gap at every step, from millimeter-scale interposer links to 200-gigabit-per-lane optics reaching hundreds of meters.
About the speaker:
* Speaker: Paolo Costa
* Company: Microsoft
* Event: Eindhoven 2026
* Location: High Tech Campus, Eindhoven
#ParallelCopperTraces, #PluggableOptics, #SiliconInterposer, #NvidiaB200, #OpticalInterconnect, #DataCenterNetworking
13:43 - 15:23
Could going wide and slow remove serial conversion while simplifying 200-gigabit drivers down to 2-gigabit electronics?
Could going wide and slow remove serial conversion while simplifying 200-gigabit drivers down to 2-gigabit electronics?
Today’s pluggable optics stack includes SerDes power, analog front end, light sources such as lasers, VCSELs and MicroLED, plus microcontroller units; die-to-die is not there. The first industry move is co-packaged optics, bringing optics very close to the GPU. That uses a short die-to-die link at low power and can cut some SerDes, but SerDes remains a big fraction of the power. This is already happening, not just proposed.
The next step, advocated with community members, is to go wide and slow: remove serial conversion, avoid the 200-gigabit and 400-gigabit race, and go parallel. This simplifies electronics because a 2-gigabit driver, TIAs and related circuits are easier to design than 200-gigabit versions. Die-to-die now adds cost that pluggable optics did not have, but overall we still gain. Risk rises and this is not a done deal, though it might be possible.
Eventually, projecting a few years ahead with lots of risk, 3D stacking becomes affordable. That would remove the limitation on shoreline density and unlock the full aerial bandwidth. The path is staged: co-packaged optics first, then wide-and-slow parallel links, then 3D stacking. Each stage carries unknowns, but the direction aims to cut serial conversion and simplify the optical and electronic interface. The prize is a link architecture that scales without the serial-speed race.
In this short video, you can learn:
* Co-packaged optics brings optics close to the GPU, enabling short low-power die-to-die links but still leaving SerDes as a major power fraction.
* Wide-and-slow parallel links remove serial conversion and simplify 2-gigabit drivers and TIAs compared with 200-gigabit designs, though die-to-die cost appears.
* Projected 3D stacking could remove shoreline density limits and unlock full aerial bandwidth, but the path carries high risk and unknowns.
📋 **Clip Abstract** The clip compares today’s pluggable optics stack with co-packaged optics, which shortens die-to-die links and cuts some SerDes but leaves SerDes as a big power fraction. It argues for going wide and slow—removing serial conversion to simplify 2-gigabit electronics, accepting die-to-die cost, and projecting 3D stacking to remove shoreline density limits and unlock aerial bandwidth, while stressing high risk and unknowns.
About the speaker:
* Speaker: Paolo Costa
* Company: Microsoft
* Event: Eindhoven 2026
* Location: High Tech Campus, Eindhoven
#CoPackagedOptics, #WideAndSlow, #DieToDie, #ShorelineDensity, #OpticalInterconnect, #AIInfrastructure
07:04 - 08:27
Why can't HBM keep stacking forever, and what limits capacity beyond TSV bandwidth?
Why can't HBM keep stacking forever, and what limits capacity beyond TSV bandwidth?
Because the interconnect reaches only a few millimeters at high bandwidth and low power, memory must sit next to the GPU. Like Manhattan, the only way is up. Today's HBM is standard DRAM stacked in eight tiers. The next generation targets 12 tiers, possibly 16, and maybe around 20, but each step adds complexity and cost.
Adding tiers forces thinner layers to maintain planarity with the GPU, and cooling becomes harder: a cold plate sits at the top while HBM dies consume power at the bottom, so heat must pass through every layer. More layers also need more TSVs, so byte density falls and cost rises. This primarily increases capacity.
To increase bandwidth, however, you are limited by the number of TSVs. Recently announced work, and several startups, are looking at stacking HBM on top of a GPU. That shifts the geometry again, but the transcript's constraints remain: planarity, cooling through stacked die, TSV count, byte density, and cost all bound how far HBM can scale upward.
In this short video, you can learn:
* Today's HBM uses eight DRAM tiers, with next generations at 12, possibly 16, and maybe around 20, but complexity and cost rise with each layer.
* Adding layers demands thinner die for GPU planarity and makes cooling harder because heat from bottom HBM die must pass through a top cold plate.
* More tiers require more TSVs, lowering byte density and raising cost, while bandwidth remains limited by TSV count; startups are exploring HBM stacked on GPU.
📋 **Clip Abstract** The clip explains why memory must sit millimeters from the GPU and how HBM's upward stacking, from eight tiers toward 12, 16, or around 20, hits planarity, cooling, TSV, byte-density, and cost limits. It also notes that bandwidth is bounded by TSV count, prompting recently announced efforts to stack HBM on top of a GPU.
About the speaker:
* Speaker: Paolo Costa
* Company: Microsoft
* Event: Eindhoven 2026
* Location: High Tech Campus, Eindhoven
#HBMStacking, #ThroughSiliconVias, #GPUPlanarity, #ColdPlateCooling, #AdvancedPackaging, #MemoryBandwidth