Sanna Arpiainen | VTT: How can we scale graphene biosensors when device-to-device drift and biological media noise distort quantitative data?
00:04:15 - 00:05:43
Other snippets from this talk
Summary of the clip:
How can we scale graphene biosensors when device-to-device drift and biological media noise distort quantitative data?
Developing quantitative, reliable on-chip assays for point-of-care diagnostics requires solving severe performance bottlenecks, including baseline drift and device-to-device variability. While individual CVD graphene field-effect transistors (gFETs) offer exceptional sensitivity, they are highly susceptible to environmental and biological fluctuations that yield unstable readings. Multiplexing a large sensor matrix onto a silicon CMOS backplane allows real-time referencing and statistical filtering to mitigate these issues.
By incorporating on-chip CMOS readout circuitry, researchers can record from hundreds of sensors simultaneously to establish robust electrical and biological baselines. This high-density multiplexing generates the statistics needed to compensate for random manufacturing variations and signal drift. Furthermore, it enables sophisticated differential measurements that isolate the target analyte signal from non-specific background noise.
This architectural approach bridges the gap between proof-of-concept laboratory devices and commercial diagnostic arrays. Integrating the chemical sensitivity of 2D monolayers with the signal processing power of silicon microelectronics addresses key challenges in signal-to-noise ratio, surface passivation, and biosensor calibration.
In this short video, you can learn:
* How multiplexed CMOS readout compensates for baseline drift and manufacturing variations in graphene biosensors.
* The role of real-time electrical and biological referencing in achieving quantitative point-of-care diagnostics.
* Strategies to improve the signal-to-noise ratio when operating graphene field-effect transistors in complex biological media.
📋 **Clip Abstract** Integrating high-density CVD graphene sensor matrices directly onto CMOS readout chips enables real-time referencing to overcome baseline drift and device variability. This multiplexed architecture offers the statistical redundancy and noise rejection required for quantitative, point-of-care diagnostic assays.
#GrapheneFET, #CMOSReadout, #MultiplexedBiosensors, #CVDGraphene, #PointOfCareDiagnostics, #Bioelectronics
This is a highlight of the presentation:
More Highlights from the same talk.
00:06:35 - 00:08:18
Can we integrate monolayer CVD graphene onto silicon wafers without destroying the active 2D channel?
Can we integrate monolayer CVD graphene onto silicon wafers without destroying the active 2D channel?
Monolithic integration of CVD monolayer graphene onto silicon CMOS platforms requires precise, low-damage post-processing workflows that protect the delicate 2D carbon lattice. VTT has established two primary fabrication paths for this challenge: an edge-contact process and a bottom-contact process. Each approach presents distinct trade-offs between contact resistance, process complexity, and surface cleanliness.
The edge-contact process yields highly ohmic connections by forming contacts along the atom-thin perimeter of the graphene layer, optimizing carrier injection. Conversely, the bottom-contact workflow deposits the contact metallization first, followed by graphene transfer, ensuring that the active channel surface remains pristine and free from lithographic residues. A critical step in both sequences is the backend passivation, which must encapsulate all auxiliary metal lines while carefully opening vias to expose clean graphene for biological functionalization.
This wafer-scale post-CMOS processing technology is highly versatile, providing a foundational platform for more than just biosensing. By customizing the surface functionalization step, this exact integration architecture can be adapted for infrared photodetectors, chemical gas sensors, and integrated photonic circuits on 8-inch silicon wafers.
In this short video, you can learn:
* The structural and performance differences between edge-contact and bottom-contact integration for CVD graphene.
* How backend-of-line passivation and selective via opening maintain clean graphene channels on silicon substrates.
* Why a standardized post-CMOS transfer platform can be adapted for gas, infrared, and biological sensing applications.
📋 **Clip Abstract** VTT utilizes edge-contact and bottom-contact manufacturing workflows to integrate CVD monolayer graphene onto silicon CMOS substrates at the wafer scale. This standardized post-processing methodology seals the underlying readout circuitry while exposing clean, undamaged 2D channels for target chemical or biological functionalization.
#CVDGraphene, #PostCMOSIntegration, #EdgeContact, #BEOLPassivation, #2DMaterials, #GrapheneSensors
00:18:27 - 00:19:13
Why is contamination the biggest roadblock for commercializing graphene-on-silicon devices in standard cleanrooms?
Why is contamination the biggest roadblock for commercializing graphene-on-silicon devices in standard cleanrooms?
Transitioning graphene devices from academic cleanrooms to commercial semiconductor foundries introduces severe material compatibility and contamination issues. Standard silicon CMOS foundries enforce strict protocols to prevent mobile ions and metals from degrading transistor gates, which often prohibits the direct introduction of graphene transfer chemicals and heavy metals. To circumvent this, a hybrid manufacturing strategy must decouple standard front-end CMOS fabrication from the back-end 2D material processing.
VTT addresses this challenge by purchasing standard multiplexed CMOS backplanes from industrial foundries and then performing the delicate 2D material post-processing in a dedicated, contamination-tolerant facility. Their secondary cleanroom is specifically configured to handle copper, transfer polymers, and non-standard metals required for 2D material patterning. This dual-facility strategy ensures the high reliability of the underlying silicon transistors while preserving processing flexibility for the graphene sensors.
This operational model demonstrates how the 2D materials industry can scale toward high-volume manufacturing without requiring massive capital investments in dedicated CMOS foundries. Utilizing established foundries for standard silicon logic and dedicating specialized back-end-of-line (BEOL) facilities for 2D materials offers a pragmatic pathway to commercialization.
In this short video, you can learn:
* Why cross-contamination concerns prevent 2D materials from being processed inside standard CMOS silicon foundries.
* The operational split between utilizing external foundries for CMOS wafers and dedicated cleanrooms for graphene post-processing.
* How a hybrid manufacturing strategy mitigates capital expenditure while scaling 2D-on-silicon integration.
📋 **Clip Abstract** Integrating graphene onto silicon requires a hybrid fabrication approach where standard CMOS wafers are sourced from industrial foundries and post-processed in specialized cleanrooms. This split workflow avoids the stringent contamination restrictions of silicon foundries while enabling reliable, high-volume production of 2D devices.
#GrapheneOnSilicon, #BEOLIntegration, #CMOSCompatibility, #HybridFabrication, #2DMaterials, #HeterogeneousIntegration